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We design and analyze a logical qubit composed of a linear array of electron spins in semiconductor
quantum dots. To avoid the difficulty of fully controlling a two-dimensional array of dots, we adapt
spin control and error correction to a one-dimensional line of silicon quantum dots. Control speed
and efficiency are maintained via a scheme in which electron spin states are controlled globally
using broadband microwave pulses for magnetic resonance while two-qubit gates are provided by
local electrical control of the exchange interaction between neighboring dots. Error correction with
two-, three-, and four-qubit codes is adapted to a linear chain of qubits with nearest-neighbor
gates. We estimate an error correction threshold of 10−4. Furthermore, we describe a sequence of
experiments to validate the methods on near-term devices starting from four coupled dots.
I. INTRODUCTION
Proposals for quantum-computing hardware and quan-
tum error correction present compelling visions for quan-
tum information processors [1–13]. State-of-the-art ex-
periments now involve operations on two to nine coher-
ently controllable qubits [14–30], but an extensible logical
qubit has not yet been demonstrated. This paper pro-
poses an experimentally realizable logical qubit in quan-
tum dots using recently demonstrated control of single-
electron spins. Rather than focusing on the scaling issues
for a full-scale quantum processor, we instead study in de-
tail how a single logical qubit could work with the limita-
tions of a quantum-dot device having nearest-neighbour
gates in a linear array [31]. The proposal culminates in
an “experimental path” of demonstrations that build in
complexity and reach a quantum-dot logical qubit.
This logical-qubit proposal mirrors work in other
quantum-information platforms. Experiments with mul-
tiple coupled qubits have demonstrated proof-of-principle
computations and preliminary steps towards a logical
qubit. The field of quantum-processing technology in-
cludes photons [17, 22], trapped ions [14, 15, 23], su-
perconducting qubits [18, 19, 25, 28–30], and spins in
diamond [24, 26], gallium arsenide [20, 32–38], and sil-
icon [27, 39–45]. However, there are unique advan-
tages to a silicon quantum processor, and the potential
for high-fidelity control of long-lived spin qubits moti-
vates this proposal. We specifically focus here on quan-
tum dots formed in silicon metal-oxide-semiconductor
(SiMOS) structures, but also address issues relevant to
an implementation of the scheme using quantum dots
formed in silicon/silicon-germanium heterostructures.
Single electron spins in isotopically enriched silicon
can have coherence times much greater than a millisec-
ond [40, 43, 45, 46], and electrically controlled exchange
gates can be performed in tens of nanoseconds [27, 32–
∗ ncodyjones@gmail.com
34, 36, 39, 45, 47]. Electron spins can also be con-
trolled using microwave magnetic resonance, for which
high-fidelity gates have been demonstrated [40, 48, 49].
Quantum dots have a promising path for extensibility
since they are compatible with techniques for semicon-
ductor fabrication and integration that were developed
for classical computing, though the small feature sizes
pose near-term challenges. A linear array of exchange-
coupled dots is perhaps the most accessible design in
which to demonstrate a logical qubit.
The proposed quantum-dot logical qubit is within
reach of near-term experiments, but it also has the poten-
tial for extending to multiple logical qubits. The hard-
ware platform is a linear array of silicon quantum dots
where control operations are restricted to the electrically
controlled exchange interaction between neighboring dots
and global magnetic-resonance pulses that target all elec-
tron spins. The simplicity of the control scheme is fa-
vorable for producing multiple-dot devices, and we show
how to adapt simple error correction such as repetition
codes to this hardware. The components of the error
correction scheme can be demonstrated in intermediate
proof-of-concept experiments, as has been done in other
qubit technologies [15, 18, 21, 23, 24, 26, 28–30].
We assert that a logical qubit must have four charac-
teristics to be extensible, in addition to the DiVincenzo
criteria for a quantum computer [50]. These are:
1. Error threshold — The system must be able to run
an error-detection procedure that itself introduces
errors at some tolerably low probability to allow for
a threshold error rate [51, 52]. For stabilizer codes,
this error detection is stabilizer measurement [53–
55].
2. Fault tolerance — Any single fault is detectable,
meaning that the logical qubit must be able to de-
tect errors on its constituent physical qubits in all
single-qubit Pauli bases [56].
3. Parallel measurements — The logical qubit must
have the ability to perform error-detection mea-
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2surements at multiple locations simultaneously,
where an extensible system has a number of mea-
surement apparatuses proportional to the number
of physical qubits [57]. Otherwise, error detection
will not keep pace with error generation as the sys-
tem extends.
4. Extensible encoding — The logical qubit must have
an encoding strategy that is capable of extending
to correct any number of errors [51, 52, 55, 57–59].
For stabilizer codes, this means code distance can
increase without compromising any of the preced-
ing criteria.
The logical qubit proposed here is designed to satisfy all
of these criteria. Though the requirements might seem
obvious, the sequence of experiments in Section IV is
designed to specifically demonstrate each of these capa-
bilities in silicon quantum dots.
The scope of this paper is a proposal to design and
test the simplest logical qubit in a linear array of sili-
con quantum dots. Based on recent results in SiMOS
dots [27, 40, 60], we design spin-control protocols and
error-correction instruction sequences. The hardware in-
structions and error correction are co-adapted to each
other, as device fabrication favors simplicity while error
correction favors more control of the qubits. Finding a
viable experiment path to satisfy these competing design
challenges is the central result of this paper. Our er-
ror correction schemes are simple two-, three-, and four-
qubit quantum codes that have been mapped to the lin-
ear array of qubits [61–63], because alternatives like the
surface code [8, 64–66] and Bacon-Shor code [67–69] are
not effective in a linear geometry [70–72]. Our logical
qubit is supported with simulations of error correction
that can be compared with other proposals [13, 55, 62–
64, 66, 68, 69, 73–80]. Finally, we are careful to note that
a purely linear architecture is not extensible to an arbi-
trary number of qubits, for the simple reason that a single
defective qubit anywhere results in two non-interacting
arrays. Our present scope is limited to a logical qubit
requiring at most 20 dots, so we do not examine this
matter in detail. However, to establish viability of the
proposal, we comment briefly in Section V on strategies
for handling imperfect dot yield using results from faulty
quantum-communication networks.
This paper is structured to show how the capabilities of
the quantum-dot hardware and the instruction schedul-
ing for error correction are closely integrated. The con-
trol operations in Section II are designed to be minimal,
supporting extensibility, yet sufficient for the error cor-
rection in Section III. The proposed quantum-dot plat-
form limits the set of control instructions to favor sim-
plicity in the hardware, but the error correction must
adapt to this restrictive control. The building blocks of
error correction in Section III form a natural sequence of
experiments, described in Section IV, for culminating in
a logical qubit. The information gained from each exper-
iment is directly related to the role of the QEC building
blocks in the ultimate logical qubit. This experimental
path provides milestones towards a logical qubit, and the
measured performance of the building blocks can be used
to predict performance of a logical qubit.
II. CONTROLLING SPINS IN A LINEAR
ARRAY
This section describes the hardware platform for the
proposed logical qubit, with an emphasis on reducing de-
vice complexity as much as possible while still supporting
error correction. Figure 1 depicts a device architecture
for a line of exchange-coupled quantum dots, similar to
the devices demonstrated in Refs. 27 and 31 and em-
ploying a microwave ESR antenna as in Ref. 81. In this
section, we first present the chosen methods for spin ini-
tialization, control, and measurement supported by this
architecture. Second, we perform numerical simulations
to estimate performance and identify areas of emphasis
in characterizing and mitigating noise. Finally, we show
how the sequencing of control operations, which we call
“tick-tock control,” implements an instruction set that
is sufficient for quantum error correction. This transi-
tion to a logical-qubit encoding is specifically adapted to
this SiMOS proposal to work around limitations in the
available spin-control operations.
A. Fundamental Control Operations
The set of spin-control operations is designed to be as
simple as possible to support a logical qubit. Further-
more, all control operations needed for the logical qubit
have been demonstrated in silicon quantum dots. These
include electron-spin resonance (ESR) [40, 42, 46, 49],
electrically controllable exchange interaction between
spins in neighboring dots [27, 32–34, 39, 45], and elec-
trically controllable preparation and measurement of
two spins in the singlet/triplet basis using Pauli block-
ade [39, 45, 85–87].
To favor extensibility, the logical qubit implements
global ESR addressing of all spins (as in an ensemble
experiment) [46, 88, 89], instead of selective ESR ad-
dressing of single spins [40, 42, 49]. Single-spin address-
ing is in principle possible with narrow-band microwave
pulses, but this approach becomes increasingly difficult
with many spins in the device, due to the increasing num-
ber of distinguishable frequencies which must be handled
within a limited control bandwidth (a problem known
as “frequency crowding” [28, 90]). Addressing all spins
simultaneously with broadband ESR avoids frequency
crowding and the associated cross-talk errors, though this
approach clearly limits what control is possible.
Global ESR is also beneficial for dynamical decou-
pling [91]. Dynamical decoupling is needed for two
reasons in our proposal. First, the combination of an
external applied magnetic field and an inevitable dis-
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FIG. 1. Device schematic for a linear array of quantum dots.
(a) Cross-section view of the device stack, with dots forming
under metal gates. (b) Top view of the device where dispersive
readout is implemented through the gate electrodes [82–84].
(c) Alternative top view where readout is implemented using
single-electron transistors (SETs) located near the dots [27,
40]. This example has 14 dots, which corresponds to a logical-
qubit demonstration described in Section IV.
tribution in electron g-factors leads to an inhomoge-
neous distribution of Zeeman energies. By applying echo
pulses simultaneously to all spins, as practiced routinely
in bulk magnetic resonance in inhomogeneous magnetic
fields [46, 92], one can coherently control many spins with
broadband pulses without requiring a reference oscillator
for each spin. (We note, however, that when the number
of spins is low enough, the capability of selective ESR
addressing of single spins is useful for testing and cali-
bration.)
A second reason for dynamical decoupling is to correct
for dynamic phases that occur during two-qubit oper-
ations in our proposal, which employ electrically gated
exchange interactions in the presence of large and con-
trollable g-factor differences. As we discuss in the next
section and has been demonstrated experimentally [27],
these combined phenomena enable two-qubit controlled-
phase (CZ) or controlled-NOT (CNOT) gates. As elab-
orated in Ref. 93 in the context of donors in silicons,
these gates employ some robustness to high-frequency
noise due to their use of adiabatic modulation of energy
gaps, but they do incur dynamic phases during the adi-
abatic ramping. While such phases could be tracked in
principle, they are also subject to low-frequency noise
sources, and so it is preferred to refocus these phases
entirely using dynamical decoupling.
The device schematic shown in Fig. 1 is configured with
one gate electrode per quantum dot. The insulating oxide
(such as AlOx) between the metal gates produces a natu-
ral tunnel barrier between adjacent dots, as has been ob-
served in experiments on SiMOS two-qubit devices [27].
The exchange coupling between adjacent qubits Qi and
Qi+1 is achieved by applying a differential voltage be-
tween gates Gi and Gi+1, to “detune” the electric po-
tentials of the two dots. It is also possible to configure
devices with an additional “exchange” gate between each
pair of qubit control gates (labeled Gi here), and such
an approach has been used in Si/SiGe quantum dot de-
vices [31, 45, 47, 94]. If no exchange gate is used, then
it will be necessary to adjust all gates simultaneously,
via a self-consistent algorithm, to correct for the effect
of cross-talk between gates when an exchange operation
is applied between a specific pair of qubits, or pairs of
qubits. Without electrical control of the tunnel coupling,
the exchange energy J between each pair of spins is con-
trolled by detuning their relative electrochemical poten-
tial; turning on J for one pair will require similarly shift-
ing the electrochemical potentials of dots to the left and
to the right to prevent unintended exchange with neigh-
boring spins. A potential solution to applying exchange
between any non-overlapping spin pairs simultaneously
is to set the potential at each dot to one of two values,
V (0) and V (1). Starting from one end of the line of dots,
assign potentials (0) or (1) such that neighboring dots
have the same potential to turn off exchange and differ-
ent potentials to “detune” and activate exchange. Since
J is an exponential function of voltage, inhomogeneity
in tunnel coupling can be handled by shifting voltages as
needed only slightly from this simplistic model, so that
small detunings will still have negligible exchange while
large detunings will be designed to match the tunnel cou-
pling of any dot pair and implement a uniform exchange
operation in constant time for all dots.
In addition to global ESR for single-qubit control and
dynamical decoupling, as well as the exchange interac-
tions for two-qubit gates, our fundamental control oper-
ations include singlet preparation for ancilla qubits. A
spin singlet |S〉 = (|↑↓〉 − |↓↑〉)/√2 is simple to prepare
in a small dot since it is the two-electron ground state.
When a second-electron tunnels into a quantum dot from
a thermal bath, a rapid equilibration generates the sin-
glet ground state as long as the electron temperature and
the electron Zeeman energy are substantially less than
orbital or valley energies; temperatures around 100 mK
and fields on the order of a tesla are easily sufficient for
high-fidelity singlet preparation in SiMOS, where singlet-
4triplet splittings often exceed 1 meV [95]. This process
may also be reversed for projective singlet-triplet mea-
surement; if a double quantum dot is electrostatically
biased into a regime where a two-electron state in a sin-
gle dot is the ground state, the singlet will occupy this
ground state while any symmetric spin-triplet will occupy
an excited state due to Pauli blockade [96]. The distin-
guishable charge signature of the excited state enables
distinguishing spin singlet from triplet via charge sens-
ing. See Refs. 32, 39, 45, and 95 for more discussion. The
next section examines the performance of these control
operations, and Section II C describes how to implement
all of the gates needed for error correction.
B. Experimental State of the Art and Simulated
Performance in SiMOS Qubits
All of the spin-control techniques in preceding sections
have been demonstrated experimentally in silicon quan-
tum dots. To support a logical qubit, important mea-
sures of performance for each operation are speed and
fidelity, in an extensible platform. Most of the control
operations have been rigorously benchmarked, and here
the results are already approaching the low error rates
required for a logical qubit: high-fidelity singlet prepara-
tion, measurement in the singlet-triplet basis, ESR con-
trol of individual spins, and memory lifetimes exceed-
ing a millisecond. An exchange-based CZ gate was re-
cently demonstrated [27], and as we discuss below this
gate could have a fidelity sufficient to support QEC for
a reasonable level of charge noise. This section analyzes
the recent experimental demonstrations and applies nu-
merical simulations to predict the performance of control
operations in a logical qubit.
The Hamiltonian describing qubit control in this sec-
tion concerns the spins of two singly-occupied dots, a
and b, with spin operators Sj and total z-spin projection
m = ma +mb. This Hamiltonian may be written
H(t) = g[V (t)]µBB0(S
z
a+S
z
b )+∆g[V (t)]µBB0
Sza − Szb
2
+ J [V (t)]Sa · Sb + Ω(t)(Sxa + Sxb ). (1)
where g[V (t)] is the average of and ∆g[V (t)] the dif-
ference of g-factors for the two dots; these are both
functions of the time-dependent applied detuning volt-
age V (t). These g-factor differences cause differences in
the Zeeman energy between dot pairs, which we notate
as ∆EZ = ∆g[V (t)]µBB0. The exchange interaction en-
ergy J [V (t)] is also a function of V (t). ESR-based spin
manipulations are implemented via transverse microwave
magnetic fields with modulated Rabi frequency Ω(t)/2.
Note that external field B0 points in the zˆ direction and
the oscillating field Ω(t) points in the xˆ direction.
Concerning non-coherent behavior, it has long been
expected, as well as observed in ensemble studies, that
electron spins in enriched silicon have long coherence
times [2, 46, 97–100]. Recent experimental demonstra-
tions on single-spin qubits have validated this expec-
tation. The relaxation time T1 is greater than 1 sec-
ond [101], so coherence time is limited by spin dephasing
due to fluctuations in the magnetic environment. With
a concentration of 800 ppm 29Si, a dephasing time T ∗2 as
long as 120 µs has been demonstrated [40]. Recent inves-
tigations have examined the extent to which T ∗2 is limited
by low-frequency magnetic noise [43, 48], which can be
suppressed with dynamical decoupling schemes. The co-
herence time with decoupling has been extended to 1.2
ms with one pulse and 28 ms with multiple pulses [27, 40].
A donor-bound spin in enriched silicon achieved an even
longer coherence time [43], showing that there is fur-
ther opportunity for improvement. Spin-control opera-
tions have been experimentally implemented in 1 µs or
less [27, 40], which is four orders of magnitude shorter
than the decoupled coherence time. In the remainder of
this section, we will not include these sources of dephas-
ing, and rather focus on control errors, as these are likely
to dominate performance in silicon logical qubits.
Preparation and readout in the singlet-triplet basis
may utilize spin-to-charge conversion via Pauli block-
ade [5]. The method has recently been demonstrated
in enriched Si/SiGe devices [45] with a readout visibil-
ity of 98%, where loss of visibility includes both prepa-
ration and measurement errors. This experiment was
performed at magnetic fields near zero. At higher mag-
netic fields, two effects alter the use of Pauli blockade for
initialization. First, at substantial magnetic fields, the
g-factor variations lead to substantial differences in the
Zeeman energy, ∆EZ , between a dot-pair. Considering
Eq. (1), as one ramps from the spin-singlet ground state
(|↑↓〉 − |↓↑〉)/√2 at high J to a lower value of J , eventu-
ally one reaches a regime where ∆EZ > J , at which point
singlet and m = 0 triplet states begin to coherently mix.
If intending a fully singlet initialization, one must either
ramp quickly enough to avoid this mixing, refocus this
mixing with a calibrated pulse sequence, or choose to in-
stead prepare the |↑↓〉 state by adiabatic ramp down in J
as in [32, 39]. The latter choice is likely the most robust,
and was recently considered for a larger-scale architec-
ture in Ref. 102. An increased magnetic field may also
reduce singlet (or |↑↓〉) fidelity when the energy split-
ting between the m = 0 states and the excited m = 1
state (i.e. |T−〉 = |↓↓〉) decreases with B field. As out-
lined below, the operation of the SiMOS device at higher
field strengths (up to 1.5T) is beneficial for faster CZ op-
eration times. The large valley splitting in the SiMOS
devices, measured to be 0.3–0.8 meV [101] and substan-
tially larger than observed values in Si/SiGe devices [45],
permits the use of higher fields before degradation of the
Pauli blockade process. For example, with valley split-
tings this large, fields of order 1.5 T, and electron tem-
perature around 100 mK, the probability of initializing
into a thermal excited state is less than 10−6 in principle.
In practice, initialization and readout fidelity are limited
by noise in control and readout electronics.
5Controlled-phase entangling gates based on exchange
have been analyzed and experimentally demonstrated ex-
tensively in the literature [27, 103, 104]. The example re-
alized in SiMOS [27] is performed via an adiabatic pulse
on the electrostatic detuning towards the (0,2) charge-
state anticrossing. If J(V ) is the dominant term of this
Hamiltonian, the exchange operation would implement
swap rotations. However, the combination of a non-zero
B field and a g-factor difference ∆g(V ) = ga(V )− gb(V )
splits the energy levels of the spin states |↑a↓b〉 and |↓a↑b〉,
and the nonlinearity in the eigenvalue spectrum near the
avoided crossing introduced by J(V ) allows a controllable
phase shift which has produced controlled-Z and CNOT
two-qubit gates between SiMOS quantum dots [27].
As the duration and fidelity of the CZ gate depends
in part on g-factor differences between dots, it is im-
portant to characterize what values of ∆g are achiev-
able. Disorder perturbations at the Si/SiO2 interface
lead to a stochastic and bias-dependent variation in g-
factors. Figure 2 illustrates a randomly generated distri-
bution of electron g factors for a linear chain of 20 qubits,
as well as the g-factor tuning range, based on statistics
from measurements on SiMOS devices [27]. In the event
where two neighboring dots have small ∆g at zero elec-
trostatic detuning, the difference can be increased with
Stark shifting by choosing whether to detune the dots
towards (2,0) or (0,2) charge configuration [27, 40, 101],
noting that this would yield a favorable configuration
for detuning potentials (0) and (1) along the chain as
discussed in the previous section. In a recent experi-
ment, the minimum energy splitting at B0 = 1.4 T was
∆EZ = ∆gµBB0 = 20 MHz×h, with 10 MHz tuneability
in each electron spin.
From preliminary estimates, simple square pulsing of
the CZ operation with observed values of ∆EZ can
achieve a two-qubit gate fidelity above 99%, but sub-
stantially higher fidelity is accessible through pulse shap-
ing. In particular, adiabatic pulsing [93] has several
advantages, principle among them being a resilience to
some noise processes. In the adiabatic limit, pulsing
into the avoided crossing and back realizes a combina-
tion of Zeeman phase shifts and a non-linear phase shift
due to J(V ). The nonlinear phase shift is given entirely
by the time integral of J(V ), which we here notate as
ξ =
∫
J [V (t)]dt/~. The integral is over a sufficient time
to fully capture a voltage pulse V (t) which brings J(V )
to and from a negligibly small value. The total adiabatic
unitary evolution for the two spins is then given by
U(ξ) =
exp
{
−iξSzaSzb − i
∫ [
ω0[V (t)] +
1
2
Ω[V (t)]
]
dtSza
−i
∫ [
ω0[V (t)]− 1
2
Ω[V (t)]
]
dtSzb
}
,
(2)
where ~ω0(V ) = g¯µBBz and
~Ω(V ) =
√
∆E2Z(V ) + J
2(V ). (3)
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FIG. 2. Randomly generated sample of spread in g factors
for a linear chain of 20 quantum dots. The underlying dis-
tribution of g factors is based on the measured variance in g
factors observed in devices like that in Ref. 27. Each data
point shows the range of g-factor tuning possible with Stark
shifting [27, 40, 101], corresponding to 10 MHz at B = 1.5 T.
Dots 5 and 6 are colored red to indicate that they have small
∆g splitting and require the g factors for those dots to be
tuned apart for the CZ gate, as described in the text.
In practice, the adiabatic limit is maintained by assuring
that the frequency bandwidth of a J [V (t)] pulse lies well
beneath the minimum value of ∆EZ [V (t)]/~. If the to-
tal nonlinear phase shift satisfies ξ = pi, one achieves a
maximally entangled CZ gate in addition to local single-
spin phase shifts. These single-spin phase shifts are sub-
stantial, however, and subject to magnetic and charge
noise, the latter due to the electric-field dependence of
gj . Rather than attempting to compensate for these
phases and accept errors due to low-frequency magnetic
or charge noise, we instead employ an approach where
we decouple these phases, as in Ref. 93 and illustrated
in Fig. 3. Denote by Xj a pi pulse for spin j, and break
our J(V ) pulse into two halves each satisfying ξ = pi/2.
Then under perfectly adiabatic conditions,
U(pi/2)X1X2U(pi/2) = e
−ipi/2S1S2UCZX1X2, (4)
where UCZ is a controlled-phase gate and Sj =
√
Zj is a
single-qubit S-gate, which may be corrected via g-factor
manipulation or by a frame update. No extraneous mag-
netic phases need be tracked in this decoupled CZ gate.
Two sources of error are expected to limit the fi-
delity of this CZ gate, and these are considered in sim-
ulations indicated by Fig. 4. These simulations use a
standard detuning model for J(V ) and a linear model
for ∆g(V ), both informed by Ref. 27 and indicated in
Fig. 4(a). In the J(V ) model, the tunnel coupling tc
between dots is assumed to decrease for very small V ,
but saturates to a constant at large detuning V , where
J(V ) ∼ t2c/(V0 − V ) [39]. The chosen value and bias
dependence of ∆g(V ) for this simulation are typical val-
ues from measurements of devices similar to the one in
6FIG. 3. Quantum circuit illustration of the dynamical de-
coupling scheme for the adiabatic controlled-phase gate; the
controlled-
√
Z pulses on two qubits in two dots are imple-
mented via adiabatic pulsing of exchange. The resulting op-
eration includes single-qubit Z rotations; these are decoupled
by the intervening single-qubit pi pulses about X, which may
implemented via a global ESR pulse.
Ref. 27. Simulations use two Gaussian voltage pulses
which satisfy ξ = pi/2 interspersed with ideal single-spin
pi pulses as in Fig. 3. The simulation integrates the evo-
lution due to these Gaussian pulses from −5σt to 5σt,
where σt is the root-mean-square temporal pulse width.
As indicated in Fig. 4(b), Gaussian pulses in V (t) lead
to sharply peaked pulses in J [V (t)] for short σt and
to smoother, broader pulses for long σt. These shapes
are especially critical for the influence of charge noise,
which is introduced as a randomly sampled noisy volt-
age δV (t). Ensembles of δV (t) functions are filtered
from Gaussian white noise to produce the noise spec-
tral density SV (f) = A
2/f , including a low-frequency
cut-off corresponding to a 1-hour calibration timescale.
This 1/f voltage noise mimics the expected influence
of electric field noise from a variety of possible sources
in a real device by modeling it as a single noisy volt-
age. A clear noise enhancement at the peak value of
J [V (t)] is visible in Fig. 4(b), especially for the shorter
pulse (lighter blue line); this is because the noise insen-
sitivity I = J/|dJ/dV | rapidly decreases at high J for
the detuning mode of operation [47]. The result of inte-
grating the Schro¨dinger equation for these chosen pulse
shapes is shown in Fig. 4(c), in which infidelity is given
by the normalized trace-distance between the simulated,
imperfect unitary and the ideal unitary of Eq. (4) under
perfect adiabatic and noise-free conditions. Figure 4(c)
uses the particular gate-referred charge noise amplitude
A = 5 µV, a value comparable but somewhat improved
relative to observed charge-noise either deduced from CZ
oscillation decay in Ref. 27 or measured in similar MOS
devices in Ref. 105.
The red curve of Fig. 4(c) shows the infidelity due to
non-adiabatic behavior, which dominates at short pulse
widths σt but then falls rapidly with increasing σt. The
cyan curve indicates infidelity due to randomly sampled
1/f charge noise. This contribution to gate error may
be decomposed into two sources. In the long-pulse limit,
the limiting noise comes from charge-noise-induced fluc-
tuations in g-factor, since this error increases with pulse
length following a trend proportional to
∫ |∆g[V (t)]|2dt,
as indicated by the green line in Fig. 4(c). At the min-
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FIG. 4. Implementing a controlled-phase gate using exchange
and g-factor differences. (a) The modeled functions of g-factor
difference ∆g(V ) exchange rate J(V ) versus detuning voltage,
employing typical parameters, similar to those demonstrated
in Ref. 27. (b) Pulse shapes for ∆g[V (t)] and J [V (t)], plot-
ted on the same scale as panel (a), for a Gaussian detuning
voltage pulse V (t) ∝ exp(−t2/2σ2t ) for two different values of
σt, including added voltage noise δV (t) with spectral noise
density SV (t) = A
2/f . These sample traces use a rather
high value of A ∼ 30 µV to allow the noise to be visible
on this scale. (c) Simulated infidelity of the adiabatic CZ
gate. The red line results from simulating with no charge
noise but examining infidelity due to non-adiabatic behav-
ior. The cyan line considers strictly adiabatic evolution but
adds charge noise by Monte-Carlo integration using sampled
voltage noise as in (a), in this example with A = 5 µV. The
charge-noise-induced infidelity (cyan line) decreases due to
exchange noise, for which the primary trend indicated by the
blue line follows 10(A/Ipeak)
2, where Ipeak = J/|dJ/dV | is
the insensitivity [47] at peak J . For longer pulses the charge-
noise-induced infidelity increases due to noise on the g-factor;
the green trend plot is
∫ |∆g[V (t)]|2dt/(500 Grad/sec). The
thick gray line is the total infidelity, estimated as the sum of
the diabaticity (red) and charge-noise (cyan) contributions.
imum of infidelity relative to root-mean-square pulse-
width σt the dominant noise source is an imperfect non-
linear phase from the integral over a noisy J [V (t)], which
is dominated by charge noise at the peak of the exchange
pulse. This noise source is therefore proportional to
7(A/Ipeak)
2, where Ipeak is the insensitivity at the peak
of the exchange pulse. This contribution decreases for
longer pulses which have a lower peak value of J , as indi-
cated by the blue line. This error source could be reduced
with symmetric exchange pulsing if an additional gate
were available to modulate the tunnel barrier between
dots [36, 47]. There are important tradeoffs to consider
between the additional electrostatic tunability offered by
exchange gates and the increased device complexity from
doubling the number of gates, but we defer the matter
to other investigations in the literature [27, 36, 47]. The
minimum total infidelity occurs around σt ≈ 300 ns for
these parameters, at which, over a broad range of A, the
minimum infidelity scales as A2. The pulse width pro-
viding this minimum of course varies approximately lin-
early with the constant and voltage-dependent g-factor
differences, which vary from dot pair to dot pair, but
the dependence on these parameters of the minimum fi-
delity reached at the optimum pulse length is sublinear,
allowing a substantial range of g-factor variation with
infidelity comparable to the simulation shown in Fig. 4.
Our simulation of CZ infidelity has not included imper-
fections in single-qubit operations, such as the decoupling
pi-pulses. However, existing experimental implementa-
tions of cryogenic ESR give strong encouragement that
these pulses can be achieved with high fidelity. Through
the use of an on-chip transmission line [81], ESR control
of single electron spins in SiMOS devices has been demon-
strated with benchmarked control fidelity of as high as
99.6% [40, 48]; another experiment with a micromagnet
in Si/SiGe dots realized 99% fidelity [49]. However, as
the number of electron spins in the device increases, fre-
quency crowding becomes a notable issue, so the global
ESR scheme introduced in the previous section would
have all spins controlled by a common ESR transmission
line. High-fidelity control of spin ensembles has been
demonstrated in magnetic resonance [92], where com-
posite pulse sequences like BB1 are used to correct for
systematic over-rotation errors [106, 107]. Global ESR
on all spins in this proposal will require such broadband
pulsing since the expected spread in values for electron
g factor will lead to a spread in Zeeman energies of tens
of MHz at B0 = 1 T. The ability to electrically Stark
shift the electron g-factor provides another resource for
maintaining high-fidelity control using only global ESR
pulses [27, 101].
We finally note that several optimizations of the CZ
gate discussed here are available and may be analyzed in
future work. The Gaussian pulse shape for V (t) chosen
in our analysis was not an optimized choice; shaped pulse
sequences for exchange [108] and adiabatic CZ [109, 110]
gates have been employed in other contexts and allow for
some optimization of fidelity. Further, the simple single-
pulse dynamical decoupling routine we have employed
could be extended to multipulse sequences to further sup-
press g-factor noise, which ultimately limits fidelity for
very long pulses. Optimization of dynamical decoupling,
especially in conjunction with the identification of bias
regions of high insensitivity, can lead to drastic improve-
ments in fidelity in the presence of charge noise [93].
C. Tick-Tock Protocol
All of the necessary gates for a logical qubit can be
produced by deliberate sequencing of the following spin-
control operations: preparation of spin singlet, global
ESR, and the exchange-driven CZ gate. We call our
scheme for controlling quantum-dot spin qubits “tick-
tock” control, because control pulses are sequenced into
two alternating time intervals, called simply tick and
tock. The transitions between tick and tock are de-
fined by applying global Hadamard gates using ESR [46,
88, 89]. Exchange-driven CZ gates are selectively imple-
mented within tick or tock intervals [27]. Finally, two-
spin singlets are prepared, coupled to data by CZ gates,
and measured in singlet-triplet basis, as explained below.
The tick-tock protocol can implement any CNOT be-
tween neighboring spins by appropriate timing of the ex-
change pulse. The Hadamard gates that transition be-
tween tick and tock intervals transform each CZ gate [27]
into a CNOT gate, using the feature of the Hadamard
gate that it interchanges X and Z operators [88]. Fig-
ure 5 shows a circuit diagram [59] that illustrates how
any CNOT between neighboring qubits can be imple-
mented by selectively performing a CZ gate in the appro-
priate tick or tock interval and merging with neighboring
Hadamard gates. Unlike CZ, CNOT is not a symmetric
gate, so the orientation depends on which qubits partic-
ipate in the gate and whether it occurs in a tick or tock
interval. The convention here is that the control qubit
is odd-numbered in a tick interval and even-numbered
in a tock interval. The unmatched Hadamard gates in
Fig. 5b, which only occur at the beginning or end of
the experiment, can be ignored since the single-spin data
qubits are in an arbitrary state at the beginning and end
of the computation. As explained below, the data spins
are initialized using the aid of two-spin ancillas for mea-
surement, after the tick-tock protocol has started.
There are two types of qubits in tick-tock control. Data
qubits that hold logical information will be single spins,
and measurement uses two-spin “ancilla” qubits which
span either the singlet-triplet or “flip-flop” (|↑↓〉 / |↓↑〉)
basis. Within tick-tock control, this ancilla has the ad-
ditional feature that it can be used in a “measurement
gadget” to projectively measure a data spin in either X
or Z basis, determined by timing of exchange pulses.
Throughout this section, we refer to the ancilla as be-
ing in the singlet-triplet basis, although as noted in the
previous section, higher initialization fidelity may lead to
preferring the “flip-flop” basis, |↑↓〉 / |↓↑〉, which is initial-
ized adiabatically. An adiabatic initialization procedure
can be adapted to the tick-tock protocol by performing
the traversal in a tick interval when the CZ coupling gates
are to be performed in a tock interval, or vice versa. For
either basis, when combined with the CNOTs from tick-
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FIG. 5. Example of using tick-tock control to apply CNOTs
to four spins, labeled Q1–Q4. (a) Original control sequence
consisting of global Hadamard gates that demarcate transi-
tions between tick and tock intervals, as well as selectively
addressed CZ gates within a tick or tock interval. (b) Equiv-
alent circuit diagram where two Hadamard gates and a CZ
are merged to form a CNOT, with grouping shown by dashed
boxes. The convention is that CNOT will have its control on
an odd qubit in tick intervals (Op1, Op2, and Op5) and on an
even qubit in tock intervals (Op3). When there is no inter-
vening CZ gate, Hadamards pair to identity (Op4 and Op6).
As explained in the text, the unmatched Hadamard gates at
the beginning and end of computation are not a concern.
tock control, we can use this ancilla to make all of the
measurements required for error correction.
The measurement gadget is a tool for measuring data
spins in X or Z basis. In addition to measuring a single
data spin, the gadget can be extended to projectively
measure a multi-qubit X- or Z-basis operator, such as
X ⊗ X or Z ⊗ Z. Herein, we only consider measuring
operators that are purely X or Z type, as this is sufficient
for an encoding family known as Calderbank-Shor-Steane
(CSS) error correction [59, 111, 112]. The measurement
gadget works by applying a CNOT to one of the ancilla
spins (either works due to symmetry) and a data spin.
To measure in the X basis, use timing in the tick-tock
protocol to put the control qubit of the CNOT on the
ancilla spin (Fig. 6a). Using subscript “d” for data and
“a” for ancilla, the CNOT transformation is
(α |+〉d + β |−〉d)⊗ |S〉a
CNOT−−−−→ α |+〉d ⊗ |S〉a + β |−〉d ⊗ Z |S〉a , (5)
b
c d
a
S {
{data
S T
S {
data
S T
S {
data
S T
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{data
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FIG. 6. Measurement gadgets using singlet preparation and
measurement in singlet/triplet basis: (a) X-basis measure-
ment; (b) Z-basis measurement; (c) parity measurement of
X ⊗X on two data spins; (d) parity measurement of Z ⊗ Z
on two data spins. The gadget extends to measuring a X or
Z operator of any size by adding CNOT gates.
where |S〉 = (|01〉 − |10〉) /√2 is a singlet, Z |S〉 =
(|01〉+ |10〉) /√2 is one of the triplets (apply Pauli Z
to either one of the spins in the singlet), and |+〉 and |−〉
are the eigenstates of X. Likewise, to measure in the Z
basis, put the target qubit on the ancilla spin (Fig. 6b).
In this case, the CNOT transformation is
(α |0〉d + β |1〉d)⊗ |S〉a
CNOT−−−−→ α |0〉d ⊗ |S〉a + β |1〉d ⊗X |S〉a , (6)
where X |S〉 = (|00〉 − |11〉) /√2 is another triplet (ap-
ply Pauli X to either one of the spins in the singlet). In
words, the singlet is converted to triplet if the data spin
is |1〉, the −1 eigenstate of Z. For Equations (5) and (6),
measuring the ancilla as singlet or triplet performs pro-
jective measurement in X or Z basis (respectively) on
the data spin.
The gadget expands to projectively measuring any
multi-qubit X or Z operators by applying a CNOT with
orientation specified above between the ancilla and each
data spin covered by the operator. For example, when
measuring Z ⊗ Z on two data spins, the ancilla will
flip between |S〉 and X |S〉 for each data spin in the
|1〉 state, and likewise between |S〉 and Z |S〉 for X-
basis measurement. Measurement of a two-qubit oper-
ator X ⊗ X (Fig. 6c) or Z ⊗ Z (Fig. 6d) is the funda-
mental operation in “parity-measurement” experiments
that have been demonstrated in other qubit technolo-
gies [15, 18, 21, 23, 24, 26, 28–30]. Figure 7 shows how
to implement the parity-measurement gadget in a device
with four quantum dots. This parity-measurement gad-
get is the first demonstration in the experimental path
described in Section IV. Moreover, all of the experiments
use the parity measurement gadget as a subroutine in
codes for a logical qubit, so they are extensions of the
9procedure depicted in Fig. 7.
In addition to measuring parity, the measurement gad-
get is also used to initialize data spins. The data spins
are loaded into dots in an arbitrary mixed state. Then
the tick-tock protocol of periodic Hadamard gates is initi-
ated, and measurement gadgets are used to prepare each
data spin in either X or Z basis as needed for the com-
putation. An extensible logical qubit will require read-
out apparatuses that are regularly spaced in the array of
dots, so this initialization procedure can be performed in
constant time. An alternative initialization technique is
to prepare two data spins as a singlet, which is a valid
encoded state for some error-correcting codes. The fi-
nal operation needed for universality is magic-state in-
jection, which can be achieved by preparing a |+〉 state
using the measurement gadget and then using a voltage
pulse on that dot to Stark-shift the electron g factor, im-
plementing a phase rotation. For example, a pi/4 phase
shift prepares the magic state for a T gate, which can
be distilled with other available gates, as studied in the
literature [64, 113, 114].
III. LOGICAL QUBIT IN ONE DIMENSION
Implementing a logical qubit requires detailed instruc-
tion sequences to perform encoding, decoding, and log-
ical gates that incorporate error detection. The tick-
tock scheme in Section II places significant constraints
on which gates are available, though it is still sufficient
to implement error correction. In short, the main chal-
lenge for the proposed logical qubit is that any encoding
scheme requires two-qubit gates between qubits that can-
not all be local in a linear arrangement. The non-local
interactions must be mediated by SWAP gates, and we
discuss the significant prior work in this area below. This
section describes the instruction sequences for two- and
three-qubit repetition codes, as well as a four-qubit error
detection code. By convention, the codes are identified
by the number of data qubits, though ancillas for error
detection are also required. These codes are all closely
related to the error correction proposal by Shor [56], and
they appear to be the simplest codes that can be im-
plemented in a linear array. The codes also provide a
sequence of experiments that demonstrate the essential
features of a logical qubit, which are described in Sec-
tion IV.
We briefly describe the notation used in this section.
The Pauli operators will be denoted as X or Z, and for
multi-qubit operators the tensor product will be implicit
such as XX. When needed, subscripts will index which
qubit a Pauli operator acts on, and missing subscripts
are implicitly the identity; for example, X1X3 is a tensor
product with identity operator on the second qubit and
any others in the system. The +1 eigenstate of the X
operator is denoted |+〉 = (|0〉 + |1〉)/√2. Encoded op-
erators and states for a quantum code are denoted with
a bar, such as X¯ or |0¯〉. Diagrams in this section use the
quantum-circuit representation for its compactness, and
these diagrams can be expanded to implement the tick-
tock protocol as shown previously in Fig. 7. The “weight”
of a Pauli operator is the number of non-identity terms
in its tensor-product expansion into single-qubit Pauli
operators [59]; for example, weight(X1X3) = 2.
A. Background on Error Correction in Constrained
Geometries
For many qubit technologies, including quantum dots,
long-range coupling is challenging. Several investigations
into quantum error correction attempted to address this
problem by studying codes that require only local in-
teractions for qubits on a lattice in a finite number of
dimensions. The toric code introduced by Kitaev [115]
was specifically designed to have local stabilizer measure-
ments in two dimensions (albeit the surface of a torus).
The surface code and cluster-state computation emerged
as variants of the toric code, preserving the important
local-stabilizer feature while introducing boundaries for
planar embedding or otherwise modifying the code to suit
a particular architecture [8, 64, 65, 76, 114, 116, 117]. An-
other code family with similar properties are the color
codes [80, 118–125], which also have local stabilizers.
Surface and color codes are prominent examples of topo-
logical codes, which are codes that have local stabilizers
and increase code distance by extending the size of the
code [72]. A code with similar properties is the Bacon-
Shor code [67, 68], which is a subsystem code with local
“gauge” operators in two dimensions. However, it is not
topological because its stabilizers are not local.
Topological codes are not suitable for a linear nearest-
neighbor (LNN) architecture because they cannot have a
threshold in one dimension [70–72]. Nevertheless, these
codes provide instructive lessons. Many topological codes
have good thresholds [64, 66, 76–78, 80, 126], and this
seems to result from the local stabilizers [66, 80]. Specif-
ically, local stabilizers can be measured with short se-
quences of gates, limiting the potential for error prop-
agation. Although the codes in this proposal are not
topological, the stabilizer-measurement circuits are sim-
ilarly compact; they use one- or two-qubit ancillas for
low-weight measurements, as in surface codes [8, 64, 76,
78, 116, 117, 127] and Bacon-Shor codes [67–69].
As we stated in the Introduction, a logical qubit must
have the ability to increase code distance. The main
alternative to topological codes is code concatenation,
where codes are nested inside of codes [59], which is the
approach taken in this proposal. There have been encour-
aging results in thresholds with concatenation [6, 52, 69,
128], as well as investigations into two-dimensional and
LNN architectures [61–63, 68, 74, 75, 126, 129]. Knill
demonstrated that small quantum codes (such as the
four-qubit code studied here) can be effective when con-
catenated [6]. Although the thresholds calculated in that
proposal are very high (3% or greater), the model for
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FIG. 7. Device schematic and control sequence for parity-measurement experiment. These diagrams show how an error-
correction control sequence is mapped from circuits to operations on quantum dots. (a) Four exchange-coupled silicon dots
with reservoir. (b) Parity measurement circuit using a singlet ancilla and measurement. The two-qubit gates are standard-
LNN instructions, described in Section III. This representation is convenient because it is compact, but an experiment must
unpack each instruction into a sequence of ESR and exchange operations. (c) Tick-tock control sequence showing how the
two-qubit gates in panel b are decomposed into CZ entangling gates between the global Hadamards implemented by ESR.
SWAP is decomposed into three CNOTs, and the CNOT-followed-by-SWAP gate is two CNOTs, using a circuit identity [59].
(d) Sequence of electrostatic voltage biasing to implement the exchange-based CZ gates, with step numbers corresponding to
panel c and dots labeled Q1–Q4 as in the other panels. Composite gates such as those shown in steps 3, 4, and 5 of panel c
may require multiple exchange pulses, so what is depicted in panel d shows which spins are undergoing exchange.
qubits assumes arbitrary connectivity that cannot be re-
alized with only nearest-neighbor interactions. Subse-
quently, Stephens and Evans developed an implementa-
tion of the subsystem four-qubit code in a LNN geom-
etry [63]. Our four-qubit encoding adapts these meth-
ods to the operations that are available when using
tick-tock control. We also apply the same SWAP pat-
terns [61, 63, 74] and syndrome measurement to con-
struct two- and three-qubit repetition codes as interme-
diate demonstrations towards a logical qubit.
B. Linear Nearest-Neighbor Error Correction:
Instruction Set and Design Rules
Many quantum codes do not adapt well to a linear
geometry; for example, topological codes cannot have a
threshold in one dimension [70–72]. Fortunately, past
work has established methods for error correction in a
linear or bilinear array of qubits by concatenating small
codes [61–63, 74, 130], and we apply these methods to our
logical qubit proposal. Our adaptation makes some ad-
justments for the quantum-dot system we envision, and
in the next section we introduce the tile formalism, which
is a conceptual tool to aid the design and analysis of
concatenated codes. The tile formalism is a strategy for
building a logical qubit using nearest-neighbor gates in a
linear array of qubits, and it is based on a set of design
rules that prevent some of the pathological errors that
can occur in LNN circuits.
We restrict the instructions used for error correction to
a small set, which we call the standard set for an LNN ar-
chitecture, or “standard-LNN,” shown in Fig. 8. This set
of instructions is closely related to CSS codes [111, 112],
as standard-LNN instructions are sufficient to encode, de-
code, and detect errors for any CSS code [59, 69]. More-
over, any standard-LNN encoded gate can be constructed
solely from standard-LNN instructions, making this set
a natural choice when using code concatenation. The
standard-LNN set consists of free, idle, preparation and
measurement in both X and Z bases, all combinations
of CNOT on two qubits (including SWAP and CNOT
followed by SWAP), and magic state injection. The in-
struction “free” is used to designate a qubit that is un-
used in that instruction cycle; by construction, it always
follows measurement. In contrast, idle applies to a qubit
that has a defined state but is not changed in that in-
struction cycle. We include the magic-state injection in-
struction since it is needed for universality [6, 113], but
we consider implementations of magic-state distillation
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FIG. 8. Standard-LNN instructions and their circuit-diagram
symbols. All of the instructions are available at the hardware
level using tick-tock control, and they are native encoded op-
erations for all CSS codes, including the codes in this pro-
posal (note that magic state preparation is not fault tolerant
and is a subroutine for distillation using other standard-LNN
instructions [113]). The five two-qubit gates are all combina-
tions of CNOT gates [59]. The instruction “free” differs from
“idle” in that a free qubit (temporarily) has undefined state
and carries no information, whereas an idle qubit does carry
information. At the hardware level, the distinction may only
be a labeling, but the instructions will have different encoded
representations after code concatenation.
to be out of our scope. We note that magic-state pro-
tocols based on CSS codes can be implemented by the
standard-LNN set [113, 114]. Notably absent from this
set are other Clifford gates, such as Hadamard and the
S =
√
Z phase gate. However, they are not transversal
in all CSS codes, nor are they needed for our encoding
schemes.
The Hadamard gate is frequently included in instruc-
tion sets, so we comment briefly on how an instruction
set that lacks Hadamard can still effectively implement
quantum logic. There are two common use cases for a
Hadamard gate for which alternative constructions with
the standard-LNN are equally efficient (or more so). The
first is to interchange X and Z bases after preparation
or before measurement, such as in syndrome measure-
ment circuits [59]. Since preparation and measurement
in both bases are in the standard-LNN set, this case
is already handled. The second common application of
Hadamard is in H/T sequences for approximating arbi-
trary single-qubit gates [131–134]. The Hadamard gates
can be removed by merging two consecutive Hadamard
gates and the intervening Z-axis rotation, and then re-
placing the composite gate sequence with an X-axis ro-
tation: He−iθZH = e−iθX . The X-axis rotation can be
generated by a magic state having a distillation protocol
that is complementary to that for the Z-rotation magic
state by converting Z stabilizers to X and vice versa;
this is equivalent to applying transversal Hadamard to
the original code, which is another CSS code that can be
implemented using standard-LNN instructions. A single
remaining Hadamard gate at the beginning or end of the
sequence can be implemented with magic states [64].
To make our analysis of error correction tractable, we
adopt the following circuit design rules that will restrict
the possible error events that can occur:
1. Use only standard-LNN instructions at level L− 1
to encode all standard-LNN instructions at level L,
beginning with tick-tock control at level 0.
2. Never perform a two-qubit gate, including SWAP,
between two data qubits in the same code block.
Allowable pairs for two-qubit gates are data qubit
and ancilla, two data qubits from different blocks,
and in some cases two qubits in the process of en-
coding or decoding a block (examples discussed in
next section).
3. For codes with weight-two stabilizers, use a single
ancilla qubit to measure stabilizers, such that a sin-
gle failure causes at most one data error.
We have already motivated the first rule by noting that
the standard-LNN set is directly related to concatenation
of CSS codes. The second rule prevents a single gate fail-
ure from introducing a weight-two error into a single code
block. The final rule similarly ensures that a single fail-
ure in the syndrome extraction circuit will introduce at
most one error into a data block. When a CSS stabilizer
is measured with a single ancilla, a single failure can in-
troduce at most a number of data errors that is half the
weight of the stabilizer, rounded down [53]. In the next
section, we will describe encoding circuits for small codes
using these design rules, which will simplify analysis of
error propagation.
C. Encoding Schemes
We consider three closely related encoding schemes for
an LNN architecture, namely the two- and three-qubit
repetition codes [56, 59] and the four-qubit subsystem
code [6, 63, 67]. These are small and simple codes that
satisfy our design rules, but they can be concatenated
to increase code distance. All three codes implement the
standard-LNN instruction set, making them interchange-
able layers in concatenation, and they provide intermedi-
ate experiments towards a logical qubit, as described in
Section IV.
The encoded logic gates are grouped into blocks of in-
structions called “tiles,” which provide a simple scheme
for scheduling instructions to operate a logical qubit. We
can view the instructions for an LNN architecture in a
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two-dimensional quantum circuit diagram where the ver-
tical dimension spans qubits and the horizontal spans
time flowing to the right [59]. An efficient implementa-
tion of instruction parallelism will densely fill this dia-
gram, so we introduce interlocking tiles as a simple but
effective conceptual tool for instruction scheduling. Each
tile is a sub-circuit consisting of nearest-neighbor gates
on a small set of adjacent data qubits and syndrome an-
cillas. We specify a tile to encode each standard-LNN
instruction in each of the three codes considered here.
Note that tiles manipulate encoded states, so they only
align with other tiles from the same code.
The tile formalism ensures proper logical-qubit con-
struction, as we now explain. The tiles naturally imple-
ment code concatenation by recursively building tiles at
level L from tiles at level L− 1, where the hardware in-
structions are level 0. The tiles fit together perfectly in
space and time, so they provide a simple method to ef-
ficiently construct concatenated LNN circuits. Each tile
satisfies the LNN design rules, ensuring that circuits com-
posed exclusively of tiles satisfy these constraints also.
The tiles bring syndrome ancillas into contact with all
data qubits for error detection. Finally, each tile moves
the ancilla qubit(s) across a code block, leaving the other
side open for an interleaved two-qubit gate (described be-
low). Tiles provide all these features while also making
instruction scheduling very simple. Each tile has a guar-
antee of logical correctness, which makes it easy to verify
any circuit composed of tiles.
The most complex circuit for an encoded standard-
LNN instruction is for a two-qubit gate, so this sets the
tile size for a given code. The CNOT tile for the two-
qubit, bit-flip code is shown in Fig. 9. The tiles for bit-
flip and phase-flip repetition codes are very similar, so
we show one version of each tile and describe in words
the small modification for its complement in the other
code. The tile for a two-qubit gate consists of a “SWAP
diamond” [63, 74] followed by error detection. These
are CSS codes, so encoded CNOT can be implemented
transversally [59, 111, 112]. As shown in Fig. 9, data
qubits from two code blocks are interleaved using SWAP
gates, then a transversal CNOT is applied, then SWAP
gates separate the data qubits back into their blocks.
These three steps form a diamond-shaped circuit that
gives all tiles their diamond shape. Note also that a
nearly identical tile can implement any combination of
encoded CNOT gates on the two code blocks (there are
five such combinations), including SWAP and CNOT fol-
lowed by SWAP, by modifying just the transversal op-
erations in the middle of the SWAP diamond (shaded
yellow).
Error detection is essential for a logical qubit and will
be placed at the end (i.e. right side) of every tile. Er-
ror detection is mediated by ancillas for syndrome de-
tection [53, 55, 59, 135], but these operations can poten-
tially interfere with transversal two-qubit gates, which
require interleaved data qubits. The SWAP diamond
primitive works best when the data blocks are adjacent,
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FIG. 9. Tile for encoded CNOT in the two-qubit bit-flip code.
The CNOT symbol in upper left is a visual guide, and we will
use “bit-flip” or “phase-flip” to clarify when necessary. In-
put and output lines are labeled for convenience. Two code
blocks A and B have their data qubits labeled with numeric
subcripts. A core “SWAP diamond” of interleave, transversal
CNOT, and separate operations are shown with distinct col-
ored backgrounds. Error detection using ancillas follows in a
diagonal pass through the blocks. These ancillas begin and
end on “free” lines that are not encoded at the lower layer,
which are at different positions before and after the tile.
and any interspersed syndrome ancillas must be skipped
over [63, 130], increasing the size of the tile. Instead, we
have syndrome ancillas sweep through each data block in
a diagonal, “staircase” circuit as in Fig. 9. This sweeping
action shuffles the syndrome ancilla to the other side of
the block, while the data qubits move outward from the
two-qubit gate just implemented. This rearrangment is
desirable because the blocks that just interacted are now
positioned to interact with different neighboring blocks.
The tile in Fig. 9 is compact, with no qubits being idle at
any time. Note also that the error detection sub-circuit
in Fig. 9 is for the bit-flip code. The tile for CNOT in
the two-qubit phase-flip code has the same interleave,
transversal CNOT, and separate, but the error detection
sub-circuit is different and is shown in a subsequent dia-
gram.
In the tile formalism, a qubit is measured and prepared
in the the same time as allotted for a two-qubit gate.
Since the measure-and-prepare joint instruction acts on
one encoded block, it occupies a half-tile, as shown in
Fig. 10 for the two-qubit bit-flip code. This design choice
is entirely motivated by the use of code concatenation.
Although preparation and measurement may take much
longer to execute than a two-qubit gate at the hardware
level, an encoded two-qubit gate will be the largest tile,
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FIG. 10. Half tiles for encoded measurement and preparation
in the bit-flip code. (a) Half tile for measurement and prepa-
ration in Z basis. (b) Half tile for measurement and prepara-
tion in X basis, which requires the CNOT for encoding a |+〉
state. In both, dashed lines denote a qubit that is free, mean-
ing its state is unimportant (and unencoded at lower layers).
Equivalent operations in the phase-flip code are complemen-
tary, with encoded |+¯〉 preparation being separable into two
|+〉 preparations and |0¯〉 requiring the same quarter tile as the
righthand side of panel b. Measurement operations are the
same in the phase flip code (i.e. implemented transversally).
as it is composed of preparation, measurement, and two-
qubit gates at a lower level. After a measurement quar-
ter tile, the constituent qubits are “free,” meaning they
contain no quantum data and their state is temporarily
unimportant (and unencoded at all lower layers). Simi-
larly, preparation begins with a free input line. This can
be seen in the input and output interface of the CNOT
tile (Fig. 9); every tile for the same code implements
the same interface. In Fig. 10a, constituent qubits are
free for some number of instruction cycles since we delay
preparation until required, to minimize accumulation of
error.
Each half-tile instruction must be matched with an-
other half tile to form a complete diamond-shaped tile,
which also determines if this mate is the code block above
or below (or no block if at the edge of the linear ar-
ray). Each half tile shown in Fig. 10 is the top of a dia-
mond, and the corresponding bottom-half tile is the mir-
ror image about a horizontal line (not shown). Enforcing
diamond-shaped tiles enables simple scheduling without
erroneous overlap of instructions. Recall that each two-
qubit gate tile has a diamond shape (Fig. 9; the other in-
struction tiles conform to this pattern. While Fig. 10 only
shows measurement and preparation in the same basis,
one could also measure in X basis and prepare in Z basis
(or vice versa) by combining the appropriate operations.
The other half tiles are state injection (Fig. 11) and idle
(Fig. 12). Figure 12 also shows the error detection sub-
circuit for the phase-flip code, which can be substituted
into Fig. 9 to get the CNOT tile in the phase-flip code.
Using combinations described above, this provides all of
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FIG. 11. Half tiles for state injection in the two-qubit codes,
(a) bit-flip and (b) phase-flip. The preceding measurement
is shown to complete the half tile, and the basis could be
changed following Figure 10. Importantly, this tile alone is
not fault-tolerant, because the CNOT can emit an undetected
weight-two error. This is acceptable because the injection tile
is used for magic states that must be distilled.
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FIG. 12. Half tile for idle in the phase flip code. This shows
the error-detection sub-circuit for the phase-flip code.
the standard-LNN encoded instructions for the two-qubit
bit-flip and phase-flip codes.
To see the advantages of using tiles for scheduling in-
structions, consider the circuit in Fig. 13 for concatenat-
ing a phase-flip code on top of a bit-flip code. We start
with a phase-flip encoded idle from Fig. 12, then replace
each instruction with its appropriate tile in the bit-flip
code, such as a variant of Fig. 9 for any two-qubit gate.
In this example, we have visually separated the tiles for
clarity, but they actually fit together perfectly.
Every complete tile has sufficient syndrome informa-
tion to realize the full distance of the code. For the
two-qubit repetition codes and the four-qubit subsystem
code (described below), this means that any single error
within the tile is detected. Correcting errors with these
codes requires concatenation and syndrome processing
using message passing [6, 63, 128, 136, 137]. Appendix A
describes the syndrome processing that is used in Sec-
tion III D to estimate the break-even performance of the
two-qubit code.
The three-qubit repetition code is an extension of the
two-qubit code, and it can detect either one Z error (bit-
flip encoding) or one X error (phase-flip encoding). Con-
14
0
Mz
0
Mz 0
Mz
Mx
+
0
Mz
0
0
Mz
Mz0
+
1
2
3
4
5
6
7
Bit-ip
1
2
3
5
6
4
7
Mx
Mx
0
0
Mz
Mz
FIG. 13. Concatenation of distance-two repetition codes with
tiles. A phase-flip idle tile (upper left) is encoded using the
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operation in upper left are divided into tile instructions with
dashed lines and numbered to correspond to the bit-flip tiles
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FIG. 14. Idle half tile for the three-qubit repetition code with
phase-flip error detection. The figure is compressed laterally
to save space, as denoted by the curved white slash. The left
side of the tile has either idle or free segments that pad width
to match the CNOT tile.
catenating a bit-flip code with a phase-flip code produces
Shor’s nine-qubit code [56, 59], which can detect a single
error of any type. To identify errors with enough confi-
dence for error correction, additional syndrome measure-
ments are required. This can be seen in the idle half tile
in Fig. 14, where a total of four measurements are needed,
two for each stabilizer generator of the code. The redun-
dancy in error detection circuits is needed for a tile to
reliably measure the error syndrome, avoiding a scenario
where a single gate failure could cause a logical error by
misreading the syndrome [53, 55]. The width of the tile
in time must match the CNOT tile described below, so
there are several periods of just free or idle instructions
on the left side of the idle tile. To save space in Fig. 14
and subsequent figures, this waiting time is represented
by a white slash across the tile.
The encoded two-qubit gate for the distance-three
code, shown in Fig. 15, requires additional error detec-
tion. Some weight-two errors produced by a single faulty
SWAP gate in the interleave stage can propagate through
a transversal CNOT to a weight-three error event across
both blocks, which would not be correctable unless it
was detected earlier. An additional error-detection sub-
circuit is inserted after interleave and before separate
(shown in colored regions as before) to catch this er-
ror, though doing so displaces other operations. This
additional syndrome measurement is inserted into the
block from which a logical error can propagate to the
other block during the transversal operation; for the bit-
flip code (shown in Fig. 15) this is the control block of
the encoded CNOT, whereas for the phase-flip code this
block is the target. The remaining tiles for measurement,
preparation, and injection are shown in Fig. 16. As with
the two-qubit code, measurement and preparation can be
arranged in any combination.
The four-qubit code that we consider is effectively
the same as the smallest (i.e. distance-two) Bacon-Shor
code [63, 67, 68], making it closely related to concate-
nated repetition codes. This code has weight-four sta-
bilizers, so syndrome measurement requires special at-
tention to avoid introducing undetectable errors. Before
describing syndrome measurement, we will be specific
about which four-qubit code we are using. It is a vari-
ant of the [[4,2,2]] code studied by Knill [6], but only one
of the logical qubits is used. The reason for this is that
designing circuits for intra-block operations between the
two logical qubits and handling correlated logical errors
on them are challenging problems that we leave for fu-
ture work. In keeping with the nomenclature for Bacon-
Shor codes, we call the unused logical qubit a “gauge
qubit” [67, 68]. The logical qubit has encoded operators
X¯L = X1X2 and Z¯L = Z1Z3, and the gauge qubit has
operators X¯G = X1X3 and Z¯G = Z1Z2.
The four-qubit code has two stabilizers, X1X2X3X4
and Z1Z2Z3Z4. Measuring a weight-four stabilizer has
a potential problem where an error in the middle of
the syndrome circuit could introduce a weight-two er-
ror that is logical and undetectable (X3X4 = X¯L). To
solve this problem, we use a two-qubit ancilla |Φ+〉 =
(|00〉+ |11〉) /√2 to measure both stabilizers, as shown
in the idle tile in Fig. 17. In addition to providing the
value of both stabilizers in a Bell-state measurement, this
circuit will also detect the introduction of an X¯L error
from a fault in the syndrome circuit. Preparation and
measurement in the Bell basis could be implemented us-
ing separate tiles for |+〉 and |0〉 preparation followed
by CNOT, but a more efficient construction is shown
in Fig. 18; at the physical layer, Bell preparation and
measurement will need to be decomposed into available
hardware instructions. The CNOT tile in Fig. 19 em-
ploys the same syndrome circuit in both blocks and the
SWAP-diamond shape as in previous codes.
The half tiles in Fig. 20 are also designed to prevent an
undetected logical error resulting from a single fault. The
encoded measurements are transversal and automatically
fault tolerant, so we focus on the preparation circuits. In
particular, the circuits have the property that a single
error from any CNOT will either be detectable or affect
only the gauge qubit, just like the error-detection circuits
of Figs. 17 and 19. Preparing |+¯〉 in Fig. 20a is simpler
than preparing |0¯〉 in Fig. 20b, because the only weight-
two errors emitted by the CNOTs in panel (a) are X¯L
and Z¯G, both of which act trivially on |+¯〉. However,
any LNN CNOT between data qubits can emit an X¯L or
X¯GX¯L error, so preparing |0¯〉 requires the use of an an-
cilla. The circuit in Fig. 20b prepares |0¯〉 in a faulty way,
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FIG. 15. Encoded CNOT for the three-qubit bit-flip code. The transversal CNOT gates (yellow background) and SWAP gates
to separate the blocks (green background) are broken up by an additional error-detection circuit that is inserted after the first
round of SWAP gates to catch an otherwise uncorrectable error.
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FIG. 16. Half tiles for the three-qubit code, showing measure-
ment and preparation in (a) Z basis and (b) X basis, as well
as state injection for (c) bit-flip code and (d) phase-flip code.
In the phase-flip code, preparing |+¯〉 is transversal, while |0¯〉
uses the state injection in panel d with |ψ〉 = |0〉.
then measures Z¯L with an ancilla to detect a X¯L error
that could be generated by one of the CNOTs. Consider
also the injection tile in Fig. 20c. The CNOTs here can
emit logical errors, as described above, but this is accept-
able since state injection is never fault tolerant and the
magic state would need to be distilled anyway. Finally,
the idle tile in Fig. 20d is just idle operations on the code
block followed by syndrome measurement.
We have organized our encoded instructions into tiles,
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FIG. 17. Idle tile for four-qubit code. A Bell state
∣∣Φ+〉 =
(|00〉+ |11〉) /√2 is used to measure the syndrome, because
it can also detect weight-two errors introduced by the error-
detection circuit. The two-qubit ancilla is measured in the
Bell basis (lower-right, denoted “B”) to detect X and Z errors
simultaneously.
because each tile is self-contained for error correction.
Each tile has sufficient syndrome information to pro-
cess errors within the tile, up to the capabilities of that
code. The details of processing the syndrome are ana-
lyzed in Appendix A, and the performance of the encod-
ing schemes under standard error models is simulated in
the next section.
D. Simulations of Logical Qubit Performance
The performance of a logical qubit depends on the
likelihood of errors and how effectively they are cor-
rected. In this section, we simulate some of the LNN
encoding schemes of the previous section to provide per-
formance targets for control operations. The simula-
tions use a simplified error model consisting of indepen-
dent Pauli errors applied after every operation (includ-
ing idle), following a common convention in the litera-
ture [6, 52, 64, 66, 68, 69, 73, 76, 80]. When an error
occurs in a two-qubit gate, the gate is followed by one of
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FIG. 18. Tile for measurement and preparation in Bell ba-
sis. The two operations can be implemented individually
by replacing one with “free” instructions. The construc-
tion produces a pair of entangled logical qubits
∣∣∣Φ+〉 =
(|0¯0¯〉+ |1¯1¯〉) /√2 and requires modified syndrome processing,
described in the appendix.
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FIG. 19. CNOT tile for the four-qubit subsystem code. As
with the other codes, any combination of encoded CNOTs
between the two blocks can also be implemented by modifying
the gate in the center of the SWAP diamond.
the 15 non-identity Pauli errors with equal probability.
Although such a simplified error model cannot represent
all quantum error processes, the simulations still provide
guidance as to which spin-control operations require fur-
ther improvement in fidelity. As has been observed in
past work, the threshold for error correction requires sim-
ulating logical error rate for several different code dis-
tances [6, 52, 63, 64, 66, 68, 69, 76, 80, 136, 137]. More-
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FIG. 20. Half tiles for measurement and preparation in the
four-qubit code, in (a) X basis and (b) Z basis, as well as
(c) state injection. As before, the measurement and prepa-
ration bases can be different by combining the appropriate
sub-circuits.
over, concatenation is necessary for distance-two codes
like the two-qubit and four-qubit codes, as they can only
detect errors in a single layer of encoding [6, 136, 137].
We simulate encoding a logical CNOT “extended rect-
angle” [73] for the two-qubit and four-qubit codes. The
three-qubit code is not shown because the matter of han-
dling inconsistent syndrome measurements complicates
both syndrome processing and how one defines an ex-
tended rectangle; to keep our scope contained, we leave
detailed analysis of this code to future work. Each sim-
ulation inserts randomly generated Pauli errors into the
circuit for an encoded CNOT at one to four layers of con-
catenation (two-qubit code) and one to two layers (four-
qubit code), which makes use of the Gottesman-Knill
theorem [59] for efficiently simulating Clifford circuits.
The error model is depolarizing noise following every gate
(or randomly negating a measurement), similar to other
works in the literature [6, 52, 64, 66, 68, 69, 73, 76, 80].
The results of Monte Carlo error simulations for the
two-qubit code are shown in Fig. 21. In this simulation, a
logical CNOT gate is encoded in one to four layers of con-
catenation that alternates between bit-flip and phase-flip
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encoding. Two methods of estimating logical failure rate
are employed, Monte-Carlo sampling and malignant-set
sampling [63, 69]. In Monte-Carlo sampling, we generate
errors independently for each gate according to a physical
error parameter and count the number of logical failures.
In malignant-set sampling, we create configurations of k
errors and count the fraction of configurations that lead
to logical failure. The logical failure rate is then given by
Pr(fail) =
N∑
k=1
Pr(fail|k errors)Pr(k errors), (7)
where N is the number of gates. Since each gate has
an error with the same probability p, the second term is
simply the Bernoulli distribution,
Pr(k errors) =
(
N
k
)
pk(1− p)N−k. (8)
The first term on the RHS of Eqn. (7) is estimated by
sampling from k-error events and determining the frac-
tion that lead to failure, incorporating the appropriate
weighting factors for the different error channels on one-
and two-qubit gates, and preparation and measurement.
We explicitly verify that no single error will lead to fail-
ure in the level-four concatenated two-qubit codes. We
also truncate the sum when additional terms have no dis-
cernible affect on the plot in Fig. 21; for example, kmax
is 6 for level one and 25 for level four.
These simulations suggest a threshold for the two-qubit
code around 10−4. The crossing of the level-one and
level-four logical error rates occurs at p = 9.5 × 10−5,
while the crossing of level-two and level-four curves oc-
curs at p = 3.1 × 10−4. Being more precise about the
threshold would require computationally intensive sim-
ulations at higher levels of concatenation, but for now
the 10−4 estimate provides a useful reference point for
an LNN architecture.
We also simulate the four-qubit code, as shown in
Fig. 22. The crossing of the logical-error-rate curves for
layers one and two of concatenation is sometimes referred
to as a “pseudo-threshold”, which here is 3.8 × 10−4. It
has been observed before [63] that the threshold for fur-
ther concatenation of the four-qubit code in a LNN array
is slightly lower than this pseudo-threshold. Although we
leave detailed threshold simulations to future work, the
results are consistent with Fig. 21 in suggesting that a
logical qubit in an LNN architecture would require error
rates around 10−4.
We make a few comments on the resources for the en-
coded CNOT. Whereas the two-qubit code requires four
layers of concatenation to correct a single fault, the three-
and four-qubit codes only require two layers. Consider
comparing the two- and three-qubit codes. The tiles of
the three-qubit code are larger (such as Fig. 15), but
fewer layers of concatenation means that a distance-three
encoded CNOT has about 70% the gate count of the
level-four CNOT for the two-qubit code. With fewer
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FIG. 21. Simulated logical error rates for the two-qubit repe-
tition code using concatenation. For all traces, the sequence of
concatenation alternates bit-flip, phase-flip, etc. starting from
lowest level. Two methods of simulation are employed, Monte
Carlo error generation and malignant-set counting. The dots
are Monte-Carlo generation of errors at the specified physi-
cal error rate, using the error model described in the text.
Error bars are 90% confidence intervals estimated from the
data. The solid curves are produced by malignant-set count-
ing or sampling, as described in the text; the logical error
rate is given by Eqn. (7), after the coefficients are estimated.
The correspondence between the two methods is a consistency
check. We explicitly verify that the level-four encoding cor-
rects any single fault.
error locations, we are optimistic that the three-qubit-
code threshold would be similar to the two-qubit code,
and perhaps the former is slightly higher. Similarly, the
CNOT in the concatenated four-qubit code requires only
20% the number of gates as the comparable CNOT in the
concatenated two-qubit code, while the pseudo-threshold
in Fig. 22 is very similar to that of the two-qubit code.
The experiments in Section IV make use of the two-
qubit and four-qubit codes for intermediate demonstra-
tions toward a logical qubit, and the simulations here
provide control fidelity targets for experiments to demon-
strate a “signature” of error correction, as explained in
Section IV. This signature is the characteristic quadratic
dependence of logical error rate on physical rate when
any single error is correctable, so failure requires two in-
dependent error events. Figures 21 and 22 show that this
signature can be seen even at error rates above thresh-
old, up to 10−3 or higher, which allows an experiment to
demonstrate the functionality of error correction by syn-
thetically inserting error, even if the physical error rate
is above threshold [15, 18, 21, 23, 24, 26, 28].
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FIG. 22. Simulated logical error rates for the four-qubit code
using concatenation. As in Fig. 21, both Monte Carlo error
generation and malignant-set counting are employed; the dots
are Monte-Carlo with error bars showing 90% confidence in-
tervals, and the solid curves are malignant-set sampling. We
explicitly verify that the level-two encoding corrects any sin-
gle fault.
IV. EXPERIMENTAL PATH TO A LOGICAL
QUBIT IN QUANTUM DOTS
This section proposes a sequence of experiments for
developing a logical qubit in quantum dots, summarized
in Fig. 23. The experimental path demonstrates all of
the requirements for an extensible logical qubit from the
Introduction. We describe the complexity of the device
needed for each experiment and how the results inform
the next step towards a logical qubit. The incremental
sequence of demonstrations provides numerous opportu-
nities to improve the device design using feedback from
meaningful experiments.
A. Parity Measurement and Signature of Error
Correction
The parity experiment implements the two-qubit code
where an ancilla detects either one bit-flip or one phase-
flip error (depending on choice of encoding), such as the
half tiles shown in Figs. 10 and 12. This important exper-
iment demonstrates the first criterion for a logical qubit,
as parity measurement with an ancilla is a component
of fault-tolerant error correction [24–26, 29, 30]. There
are two single-spin data qubits and one two-spin ancilla,
requiring four dots in total. If ancilla measurement is
only available in one location in the dot array, then the
ancilla will have to be swapped back to that position.
Since this device is relatively simple, it could take ad-
vantage of additional spin-control techniques that may
not be extensible, such as single-spin addressed ESR and
single-spin initialization [40].
The parity-measurement experiment was depicted in
Fig. 7, with a prospective device layout of four dots and
a charge sensor for readout. To show that the parity-
measurement process is working, one can inject errors
into the qubits, as has been done in trapped ions [15, 23],
photons [21], superconducting qubits [18, 28], and di-
amond NV centers [24, 26]. The first indication that
parity measurement works correctly is that injected er-
rors should predictably increase the frequency of parity-
value flips. Second, the results of measuring the indi-
vidual data spins should be correlated with the parity
measurements [30]. Finally, if the data spins are ini-
tialized as |00〉 (for bit-flip code), then the probability
of observing |11〉 at the end of the experiment should
be substantially suppressed when no parity flips are de-
tected, as such an event would require two independent
bit flips [15, 18, 24, 26, 28, 30]. This signature of error
correction by post-selecting on not observing a parity flip
can be observed in experiments that cannot demonstrate
a complete logical qubit, as discussed in Section III D.
By initializing states that are sensitive to errors of one
type (e.g. bit flip), the signature can be seen in small
codes that only correct that type of error, as in several
experiments below. Similar recent theoretical work has
considered experiments to show error correction is work-
ing for small surface codes with error rates near or above
threshold [138, 139].
B. Correcting One Error Type
The parity experiment can be extended by one dot
(now five dots in total) to implement the three-qubit rep-
etition code, such as the instruction sequence in Fig. 14.
This device can both detect and correct either one bit-
flip or one phase-flip error, because the two parity mea-
surements for the three-qubit code can uniquely locate
one such error. Several recent experiments have demon-
strated this encoding (or an extension of it) with an an-
cilla in diamond NV centers [24, 26] and superconducting
qubits [28, 30].
The three-qubit-code experiment increases complexity
by incorporating the parity measurement as a subroutine;
there are now two stabilizers to measure, and each stabi-
lizer must be measured twice. The control sequence for
the three-qubit repetition code is shown in Fig. 24. This
encoding can demonstrate a logical qubit that suppresses
one type of error below that of its physical qubits [30].
Furthermore, it is a precursor to the final logical-qubit
experiment below, which concatenates the three-qubit
bit-flip and phase-flip repetition codes.
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FIG. 23. Summary of the experiments in this proposal. The names of the experiments at left are grouped according to
the subsections below. The middle columns show which of the criteria for an extensible logical qubit (see Introduction) are
demonstrated by the experiment, denoted with green squares. In this context, the “error threshold” criterion means that one
can demonstrate error correction is functioning by purposefully inserting errors, as described in the text; the “fault tolerance”
criterion means that any single bit-flip and/or phase-flip error is detectable. The diagrams at right are simplified device layouts
showing how many coupled dots are needed for the experiment, where data spins are shown in blue and ancilla spin pairs are
shown in red and grouped.
C. Detecting Any Single-Qubit Error
The smallest demonstration of detecting any single-
qubit data error is the four-qubit code with just one
ancilla (note that the construction in Section III uses
two ancillas). This implementation requires six dots, but
the resulting tiles are larger to reuse the single ancilla
to measure two stabilizer generators. The new capabil-
ity demonstrated by this experiment is detecting a single
error of any type. Similar recent demonstrations include
stabilizing a Bell state with ancillas [29] and the detec-
tion of errors in an encoded state (without ancillas, how-
ever) [16, 23].
The next improvement to the four-qubit code is to have
two measurement ancillas. This requires eight dots, and
it demonstrates both measurement parallelism and the
detection of any single-qubit error. This realizes the four-
qubit code as presented in Section III, such as the tiles
in Fig. 17.
Using 12 dots, one can concatenate the distance-two
bit-flip and phase-flip codes, as shown in Fig. 13. The
control sequence for the concatenated error detection
is shown in Fig. 25. Using concatenation, this experi-
ment is essentially three copies of the parity-experiment
(Fig. 7) setup integrated together. The 12-dot exper-
iment demonstrates two criteria for extensibility: con-
catenation and measurement parallelism. The code can
detect at least one error of any type, which could realize
error correction if the code were concatenated again to
distance four, though this experiment is outside of our
scope.
These intermediate experiments on the the path to a
logical qubit demonstrate several of the extensibility cri-
teria listed in the Introduction, in increasing levels of
device complexity. The smallest four-qubit code shows
the ability to detect both bit and phase errors, as well
as the signature of error correction from before. Moving
to two measurement ancillas enables detection of both
error types in parallel. Finally, the concatenated two-
qubit code demonstrates an extensible encoding proce-
dure, such as encoded gates and measurements (see the
tiles in Fig. 13). Collectively, the experiments to this
point demonstrate all of the essential features for a logi-
cal qubit.
D. Logical Qubit Demonstrations
The logical qubit demonstrations are based on the
nine-qubit code introduced by Shor [56, 59], which is
the concatenation of the three-qubit bit-flip and phase-
flip codes. The first implementation is a minimal design
that is compressed into 14 dots, comprised of nine data
spins, three auxiliary data spins for an encoded block
to measure the second-level syndrome, and one two-spin
ancilla to measure the first-level syndrome in all four
blocks. The number of physical qubits (13) is the same as
the smallest surface code [65, 127, 138]. The additional
idle time and SWAP operations to move this single an-
cilla around will penalize code performance, but the sig-
nature of error detection can be seen in the syndrome
measurements even above the error-correction thresh-
old [15, 18, 23, 24, 26, 28]. This demonstrates many
features of a logical qubit: syndrome measurement with
an ancilla, code concatenation, and the ability to detect
one error of any type.
The final experiment incorporates measurement paral-
lelism, demonstrating all criteria for an extensible logical
qubit. It is another implementation of the nine-qubit
Shor code using 20 dots. Whereas the minimal logical
20
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FIG. 24. Device schematic and control sequence to detect one
type of error, such as a bit flip. (a) The five-dot device has
one spin-pair ancilla (Q1 and Q2) and three data spins (Q3–
Q5). (b) Control sequence to measure the bit parity of Q4
and Q5 (ZZ parity). A complete implementation of the three-
qubit code, as in Fig. 14, would require repeating this parity-
detection circuit for this pair (Q4 and Q5) and the other pair
of data spins (Q3 and Q4). Each of the SWAP and CNOT
operations are decomposed by tick-tock control, as shown in
Fig 7 and described in Section II C. This experiment is similar
to recent demonstrations in Refs. 24, 26, 28, and 30.
qubit in the previous section had a single measurement
ancilla shared among all data qubits in four blocks, this
design is the standard implementation of code concatena-
tion where each block has a measurement ancilla, exactly
as described in the encoding tiles of Figs. 14–16. This is
four copies of the 5-dot experiment (detecting one error
type) integrated together. The distinguishing features of
this experiment compared to the 14-dot implementation
are that it implements the tile formalism without mod-
ification and that measurement parallelism is employed,
which is crucial for extensible error correction.
V. DISCUSSION
We have presented a proposal that addresses all of the
essential requirements for a logical qubit in silicon quan-
tum dots. To keep our scope contained, there are of
course technology considerations that we have not an-
alyzed in detail, which we will discuss briefly here to
acknowledge their importance. We believe that current
quantum-dot technology is ready to begin developing a
single logical qubit and that further improvements in ma-
terials and fabrication, such as the work cited below, will
occur alongside the experimental demonstrations of Sec-
tion IV.
The tick-tock protocol implements ESR control ad-
dressing all spins simultaneously. The microwave power
necessary to perform the global ESR control with high
fidelity is dictated chiefly by the necessity to address
spins which need to have different g-factors in order
to perform fast CZ operations. This requires the ESR
pulses to be “non-selective” despite the significant spread
in resonance frequency of the individual qubits. How-
ever, once the g-factor spread has been characterized
and, if needed, tuned, adding more spins does not re-
quire additional power. Heating due to ESR pulses can
be mitigated by using cavities to confine the microwave
modes [92, 140, 141], but this presents other challenges
for bringing metal electrodes to the dots. Ongoing work
in superconducting qubits for combining complex elec-
tromagnetic environments with sub-Kelvin temperatures
makes us optimistic that engineering solutions are possi-
ble here as well [12, 81, 142, 143].
The possibility of defective quantum dots is an im-
portant consideration for extensibility, so we make a few
comments on this topic. As we noted before, a single
defective dot can disable a logical qubit when using LNN
error correction. For the purposes of this proposal, we
believe that current technology has sufficient yield (prob-
ability of successful dot fabrication) to reach 20 cou-
pled dots in the near term. Schemes to handle imper-
fect qubit yield or qubit loss have been studied in error-
correcting codes [144, 145], qubit device designs [146–
151], and quantum networks [152–154]. Similarly, ion-
trap proposals have studied how to effectively combine
linear trapping regions with junctions to overcome the
limitations of a strictly linear trap [4, 9, 155–158]. In
light of these methods, we expect that it is possible to ar-
range short linear segments of dots that meet in three- or
four-way junctions, such as in Ref. 159, enabling enough
connectivity to route information around defective dots
and tolerate imperfect yield. However, developing such a
scheme is outside our present scope.
We have focused our proposal on the SiMOS system,
but it may certainly be adapted to other semiconductor
quantum dot systems. Confining the quantum dots in
a Si/SiGe heterostructure rather than against a Si/SiO2
interface may reduce the effects of disorder and charge
noise, at the expense of introducing smaller valley split-
tings which may impair singlet initialization and mea-
surement [42, 45, 49, 160]. The controllable g-factor
shifts in SiGe might be substantially smaller than what
is observed in SiMOS dots, so the proposal might re-
quire the introduction of induced magnetic field gradi-
ents [42, 49, 161, 162]. Our scheme may also be feasible
using a heterostructure based on III-V semiconductors,
which have no valley degeneracy and may be engineered
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FIG. 25. Experimental setup to demonstrate concatenation of bit-flip and phase-flip error-detecting codes. (a) Linear array of
12 quantum dots. (b) Diagram for code concatenation with tiles, with spins from panel a labeled on the left side. For generality,
the tiles in Section III represent measurable qubits with just one line, but in tick-tock control the ancillas for measurement
require spin pairs. These spin pairs begin as (Q3,Q4), (Q7,Q8), and (Q11,Q12), and they move during the experiment following
this diagram. The spins could be initialized using techniques in Section II C to test error detection, and the experiment can be
extended to more rounds by adding more tiles.
to have high Stark-tunable g-factor shifts [163]. There
are inevitably large numbers of nuclear spins in III-V sys-
tems, requiring more reliance on dynamical decoupling.
Encouragingly, dynamically decoupled coherence times
approaching milliseconds appear to be feasible [37], al-
though a fully hyperfine-compensating modification to
our control scheme would require additional design in this
case. Finally, our scheme could be adapted to the prob-
lem of substitutional donors coupled to SiMOS-like dots
or spin-shuttling channels, in which case its implemen-
tation would resemble the schemes indicated in Refs. 93
and 164.
VI. CONCLUSIONS
We have presented a comprehensive proposal to de-
velop a logical qubit in silicon quantum dots. The tick-
tock scheme in Section II C is an extensible way to control
electron spins in quantum dots, and all of the constituent
operations have recently been demonstrated with fidelity
approaching the requirements of a logical qubit. Rec-
ognizing that a linear array of exchanged-coupled dots
is the most realizable device design in the near term,
we have adapted simple error-correcting codes to a lin-
ear, nearest-neighbor system. Using Monte Carlo simu-
lations, we have estimated an error threshold of 2×10−4.
Finally, we have described a sequence of experiments
to demonstrate components of error correction and in-
tegrate those components into a complete logical qubit.
The final logical-qubit demonstration is a linear encoding
of Shor’s original quantum code, and a successful demon-
stration here would be a compelling argument for viabil-
ity of quantum-dot logical qubits.
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Appendix A: Syndrome Processing for LNN Error
Correction
This appendix describes the syndrome-processing al-
gorithm used in the simulations of Section III D, where
information from syndrome measurements is used to es-
timate the most likely configuration of errors. The er-
ror model is a stochastic distribution of Pauli errors in-
serted after every control operation, idle period, prepa-
ration, and measurement [6, 52]. Syndrome processing
attempts to locate and correct errors by making the
most probable assignment of error conditioned on know-
ing the syndrome measurements. The encoding tiles
are self-contained for syndrome processing, meaning they
do not share syndrome information or store it for later
use. Instead, they calculate maximum-likelihood error
by searching over all error events and selecting the one
with maximum probability.
Tiles are self-contained — To implement error correc-
tion, we first ensure that every tile can effectively de-
tect errors up to the distance of the code [58, 59]. We
say that such tiles are self-contained since they do not
require syndrome information from any preceding tiles.
The two-qubit and four-qubit codes are distance-two er-
ror detecting codes, so it is only necessary that any single
error is detected by the next syndrome measurement on
the block. We now list the cases to consider. The tiles
in Figs. 9 and 12 are able to detect a single bit-flip or
phase-flip error event, depending on choice of encoding.
In the case of the two-qubit tile, the two blocks jointly
detect errors in SWAP gates that propagate to both. The
tiles in Figs. 10 and 11 have measurements that detect a
single bit-flip or phase-flip error. The circuits in Fig. 10
for preparation of |0¯〉 and |+¯〉 have the property that any
single error is detectable by the next tile. The state in-
jection in Fig. 11 is not fault tolerant, which is allowable
since it is used to inject magic states. The tiles in Figs. 19
and 20 have all of the same properties, with the ability
to detect any single error event.
The distance-three repetition code has two additional
matters to consider. First, each stabilizer generator is
measured twice, and a measurement error could cause
these results to disagree. When the stabilizer measure-
ments are inconsistent, error correction is deferred until
the next round and no corrective action is taken in that
tile. If there is an error in the data qubits, it will propa-
gate to the next tile on that block. Every tile can handle
one incoming error on each block, so it would be the
responsibility of the next tile to correct any error left un-
corrected due to an ambiguous syndrome. Second, the
possibility of two errors emitted by a SWAP gate is the
reason for one additional syndrome measurement before
the transversal CNOT in Fig. 15. If the syndrome is con-
sistent for both blocks and the control block for bit-flip
encoding detects error (target block for phase-flip code),
then there is the possibility of an undetected error in the
other block. This can occur when a SWAP gate emits
two errors, one of which propagates through a transversal
CNOT. The additional syndrome measurement is needed
to catch this event.
Pauli channels and message passing — The error
model where Pauli errors occur stochastically is known as
a Pauli channel [6]. In this model, a random Pauli error
can follow every standard-LNN instruction; additionally,
each measurement has a probability of reporting an incor-
rect result. Pauli channels are convenient because they
combine to other Pauli channels, they propagate through
Clifford circuits to other Pauli channels, and the condi-
tional error channel for a stabilizer code given syndrome
information is also a Pauli channel. After correcting the
syndrome, there is also a Pauli channel for the logical
subspace, so there is a logical Pauli channel for every en-
coded standard-LNN instruction. Hence, just as we use
standard-LNN instructions to encode that same instruc-
tion set at a higher level, there is also a Pauli channel as-
sociated with that encoded instruction. The parameters
of this encoded Pauli channel are a function of the error
channels for the constituent gates and the syndrome mea-
surement outcomes. As a result, every standard-LNN in-
struction has an associated Pauli channel at all levels of
encoding, which is an implementation of message pass-
ing [128].
Message passing (MP) is a natural extension of syn-
drome processing in concatenated codes. Note that in
some contexts MP is known as belief propagation [128,
165, 166], and it is a standard tool for decoding some fam-
ilies of classical codes [167]. In the original formulations
of code concatenation [55, 59], each layer of encoding
would perform maximum-likelihood correction of errors
based on syndrome measurements. For the encoded oper-
ation, there is (at least implicitly) an error model that an
encoded error occurred. Without MP, each layer commits
to a correction, which has an implicit failure probability.
With MP, each layer will still perform an assignment of
error, but it also passes upwards to the next layer a mea-
sure of confidence (the message) that it made the right
assignment. This confidence measure, which could be
flags for weights of errors [6, 63, 136, 137, 168, 169] or a
Pauli channel [128], is based on the observed syndrome
and messages from lower layers. Consequently, the next
layer above is better informed by having the message and
can make a better assignment of error. Reference 168 dis-
cusses how this procedure realizes the full distance of a
concatenated code. Some form of MP is necessary for
distance-two codes because they cannot assign errors in
a single encoding layer [6], and Refs. [128, 168] show that
MP improves the performance of distance-three codes.
For these reasons, we employ MP in our syndrome de-
coding.
Updating error likelihood using the syndrome — The
gates within a syndrome-measurement circuit generate
errors, and it is necessary to distinguish errors that prop-
agate to measurement from those that do not. By ex-
ploiting the stabilizer structure of the codes studied here,
any two-qubit Pauli channel following a CNOT gate can
be approximated by single-qubit Pauli channels before
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FIG. 26. Message passing between layers of encoding [6, 128],
where layer L is phase-flip encoded and layer L+ 1 is bit-flip
encoded. After each tile in layer L processes its syndrome, it
passes a message containing information on logical errors to
layer L+1. In this example, the first five tiles in layer L have
completed execution and syndrome processing; the extracted
logical error channels are passed to layer L + 1, denoted as
ε1 to ε5. The remaining instructions from layer L + 1 have
not executed, so the corresponding error channels are shown
in grey with dashed borders. When all 12 error channels are
available, the tile at layer L+ 1 will process its syndrome and
pass an error message to the next layer above.
and after the gate, as shown in Fig. 27a.
To calculate error likelihood, all instructions in an en-
coding tile are associated with a Pauli channel. At level 1,
each Pauli channel is the assumed error model in the
hardware for that instruction [6]. At higher levels of con-
catenation, each Pauli channel comes as a message from
syndrome processing of the tile in a lower layer. Within a
tile, syndrome processing is accomplished by searching all
error events and re-weighting their probability according
the observed syndrome, as follows. Every measurement
has a probability of being faulty, which is also given by
the hardware error model at level 1 or a message at higher
levels. For each error event in the search, there is an an-
ticipated syndrome result. Depending on the observed
syndrome, the probability of this error having happened
is re-weighted by Bayes’ theorem from elementary prob-
ability. This probability-update procedure can be seen
as a variant of the Viterbi algorithm [170].
After re-weighting all error events, the maximum-
likelihood event is selected to update the Pauli frame [6,
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FIG. 27. Error information used for syndrome processing in
a tile. (a) Substitution to convert two-qubit error channel to
single-qubit channels, separating errors that are detected by
the syndrome from undetected errors. (b) Location of error
channels after substitution in a tile that is ready for syndrome
processing. At the end (i.e. right side) of the tile, a few errors
occur after syndrome processing and are not detected. These
are passed as “residual” errors to the next tile, just as residual
errors are passed into this tile from the left.
114]. The probabilities of other error events that would
cause logical errors are combined into a logical Pauli
channel that is passed as a message to the next level of
encoding [6, 63, 128, 136, 137, 168, 169], as depicted in
Fig. 26. Searching over all error events is computation-
ally intensive in the general case, but it is tractable for
these small tiles with a finite number of error locations.
A few errors are not detectable in this tile. As shown in
Fig. 27b, these are passed as “residual” error channels to
the next tile on the same block for processing. Finally,
after processing a two-qubit-instruction tile, the residual
error channels for top and bottom blocks are correlated,
and tracking such correlations would lead to an exponen-
tially growing runaway in simulation memory; to prevent
this, the distributions are “split” by calculating marginal
distributions for the separate blocks and using this as
an approximation for the closest uncorrelated joint-block
distribution.
Bell-basis measurement and preparation in four-qubit
code — The Bell-basis measurement/preparation tile in
Fig. 18 requires some special processing of measure-
ments. First, note that the “transversal” measure-
ment/preparation operations do not follow the familiar
pattern from CNOT tiles, but rather there is a mir-
roring in data qubits: (A4,B1), (A3,B2), etc. This
exploits a mirror symmetry in the code where XL =
X1X2 = X3X4 and so forth. The reason for this
change is that it prevents correlated SWAP errors from
introducing a logical measurement error. If one were
to follow the typical interleave-transveral-separate pat-
tern and replace the CNOTs in Fig. 19 with Bell-state
measurement/preparation instructions, the tile would
be logically correct but not fault tolerant since a sin-
gle SWAP failure could corrupt the encoded measure-
ment. The tile in Fig. 18 is transversal in a sense,
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and one can construct the logical operators XALX
B
L
and ZALZ
B
L from combinations of the Bell-basis mea-
surement on data qubits (note that superscripts “A”
and “B” denote blocks). The joint-block stabilizers
SAXS
B
X =
(
XA1 X
A
2 X
A
3 X
A
4
) (
XB1 X
B
2 X
B
3 X
B
4
)
and SAZS
B
Z =(
ZA1 Z
A
2 Z
A
3 Z
A
4
) (
ZB1 Z
B
2 Z
B
3 Z
B
4
)
are also available for er-
ror detection.
The preparation circuit also merits some explanation.
The mirrored transversal preparation of |Φ+〉 in the data
qubits creates a state that is close to the desired
∣∣∣Φ+〉.
It is a stabilizer state with the following stabilizer gener-
ators:
XALX
B
L , Z
A
LZ
B
L entangled logical qubits;
XAGX
B
G , Z
A
GZ
B
G entangled gauge qubits;
SAXS
B
X , S
A
ZS
B
Z joint-block stabilizers. (A1)
The missing generators for
∣∣∣Φ+〉 are SAX and SAZ individ-
ually, which would also imply SBX and S
B
Z through com-
bination with the existing joint-block stabilizers. The
syndrome-measurement circuits in Fig. 18 will project
into a state with the same set of stabilizer operators as∣∣∣Φ+〉, but possibly different parity values. The correc-
tion procedure is simple: if a stabilizer for a block is
flipped, apply a corrective operation to a single data
qubit, which will just be qubit 1 without loss of gen-
erality. For example, if the measured syndrome shows
SAX = −
(
XA1 X
A
2 X
A
3 X
A
4
)
and SAZ =
(
ZA1 Z
A
2 Z
A
3 Z
A
4
)
, then
we apply a corrective ZA1 (in the Pauli frame [6, 114]).
Since the syndrome measurements commute with the op-
erators in Eqn. (A1), these operators are preserved. In
particular, the joint-block stabilizers provide error de-
tection, so we expect SAX and S
B
X to have even parity,
likewise for Z stabilizers. If odd parity is observed, then
a fault in the preparation circuit has occurred, but it is
detected. Any single fault can be detected in this way,
except for “residual errors” from the syndrome circuits,
as in Fig. 27. These events can generate at most one un-
detected data error per block, which can be detected by
the subsequent tile.
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